This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problems Mailbox.

Working group: PLL Title: 16 Lane SUPI - An implementation of OC768 SFI-5 interface

Source: Peter Dartnell

dartnell@nortelnetworks.com

Nortel Networks,

Harlow, Essex, UK

44 1279 402497

November 2000

Abstract: A 16 x 2.5Gb electrical interface for OC768 is proposed as an implementation of SFI-5. This de-skew is described, which avoids transmitting synchronous clocks and tight timing relationships. A interface has 16 lanes of data which can have random phase relationship - a methodology for lane motion is included to move that 16 lane SUPI is adopted as baseline text for SFI-5 Notice: This Technical Document has been created by the Optical Internetworking Forum (OIF). This document is offered to the OIF Membership solely as a basis for agreement and is not a binding proposal on the companies listed as resources above. The OIF reserves the rights to at any time to add, amend, or withdraw statements contained herein. Nothing in this document is in any way binding on the OIF or any of its members.

parties. By publication of this OIF implementation agreement, the OIF makes no representation or warranty whatsoever, whether expressed or implied, that implementation of the specification will not The user's attention is called to the possibility that implementation of the OIF implementation agreement contained herein may require the use of inventions covered by the patent rights held by third infringe any third party rights, nor does the OIF make any representation or warranty whatsoever, whether expressed or implied, with respect to any claim that has been or may be asserted by any third party, the validity of any patent rights related to any such claim, or the extent to which a license to use any such rights may or may not be available or the terms hereof.

For additional information contact:

The Optical Internetworking Forum, 39355 California Street, Suite 307, Fremont, CA 94538

510-608-5990 phone Tinfo@oiforum.com

© 2000 Optical Internetworking Forum

Optical Component Solutions High Performance

Reference Model


- To provide an electrical interface between an OC768 Framer component and a Serdes component.
- To be compliant with OC768 as defined in ITU G707
- Interface to be configurable as quad OC192.
- Serdes component to be assembled in an Optical module or sub-assembly (daughter-board). Framer to be on main system board.
- SFI-5 interface to apply over <10" PCB track plus module connector.
- Number of board connections to be minimized.
- Interface structured to be non-critical to timing skew.
- Parallel interface to be compatible with current CMOS ASIC technologies.



SUPI - Simple Universal PMD Interface

- interface between PCS (coding layers) and PMD (optical interface), applicable for WAN data over 4 x 2.5Gb - Has been adopted by IEEE 802.3ae as a parallel WWDM link.
- Provides an interface for OC192 like data striped over 4 2.5Gb lanes - 16 connections on board.
- 4 lanes are equal frequency, but arbitrary phase relationship.
- Framing bytes are maintained on each lane to enable de-skew.
- No clocks transmitted clock recovered at destination.






Summary description

- OC768 frame is demultiplexed to 16 Lanes of 2.5Gb data
- each Lane is synchronous, with potential multi-bit phase skew relationship
- each data lane to include frame bytes for de-skew
- No clocks transmitted total of 64 board connections
- OC768 framed data stripped onto 16 2.5Gb lanes in 16 bit segments to maintain integrity of framing bytes
- A1/A2 byte transitions to be used for de-skew.
- Quad OC192 option mode provides an interface for 4 independent, but synchronous OC192 data streams.



OC768/STM256 frame structure





High Performance Optical Component Solutions

Slide no 5

16 bit word striped data transmitted on each of 16 lanes

each lane has 1/16 of the A1/A2 framing bytes

for fixed lane assignment, allows for large skew

Transmitted 16 bit message stripe

16 bit word striped data

16 Lane SUPI

striped data random phase

16 bit word

relationship

† † ...

I ONIONA


MAKOJI(c) 11(6)

WAYKOJKO 155

onem ite on

WAYKOIKO! (6)

Recovered received message



Slide no 6



SUPI Lane de-skew

- uses A1/A2 transition (frame marker)
- looks for A1/A2 transition to achieve synchronization
- expects it to appear on each lane every 37728 Octets
- each lane locks onto the synchronization pattern

		अल्लामिशिस्य विद्या	ane 2 डिलाह्यांगोगास्ट व्हाह्य
A1-A2 Tra	4 bytes 4 bytes	inibited delice A1 A1 A1 A1 A2 A2 A2 A2 Sepremient delice	OTEC OFILE AT AT AT AT AT AZ AZ AZ AZ AZ SIGIRIFICITES SERVE
A1-A2 Transition (frame marker)		2 জুণেশাটান্টো বুহাছি৷	නුවල මොහැරාම් පිරි

Serginitation of the A1					general A1 A1 A1 A1 A2 A2 A2 A2 A2 Sciration could be considered as a supervisition of a A1 A1 A1 A1 A2 A2 A2 A2 A2 Supervisition
A1 A1 A1 A1 A1 A1 A1 A	A1 A1 A1 A1 A2 /	A1 A1 A1 A1 A2 A2 A A1 A1 A1 A1 A2 A2	A1 A1 A1 A1 A2 A2 A2 A A1 A1 A1 A1 A1 A2 A2 A2	A1 A1 A1 A1 A2 A2 A2 A2 33 34 A1 A1 A1 A1 A1 A1 A2 A2 A2 A2	A1 A1 A1 A1 A2 A2 A2 A2 Self-stratores desired
1 A1 A1 A1 A1 A	1 A1 A1 A2 /	1 A1 A1 A2 A2 A A1 A1 A1 A2 A2	1 A1 A1 A2 A2 A2 A A1 A1 A1 A2 A2 A2	1 A1 A1 A2 A2 A2 A2 33 A1 A1 A1 A1 A2 A2 A2	mejoi o
A1	A1 A2 4	A1 A1 A2 A2 A	A1 A2 A2 A2 A 41 A1 A2 A2 A2	A1 A2 A2 A2 A2 SX A1 A1 A2 A2 A2 A2	mejoi o
	A2 /	A2 A2 A	A2 A2 A2 A	A2 A2 A2 A2 31	mejoi o

Sign
A 2
A2 A
A2 /
A1 A1 A2 A2 A2 A2 S
A1
A1 A1 A1 A
A
A1
)(e(0) otalka
Sydreimic
16
ane 10


NØRTEL NETWORKS

Slide no 7

Optical Component Solutions High Performance

Functional implementation of 16 Lane SUPI

OC768/STM256 mode



Optical Component Solutions


Slide no 8

Implementation of Quad OC192 mode.

- OC768 can be structured as 4 independent OC192 data streams, to implement optical links as 4×10 Gb over parallel fibre or WWDM over single fibre.
- 16 x 2.5Gb lanes structured as 4 x OC192 format.
- OC192 frame is striped across 4 x 2.5G lanes in 16 bit sections, i.e. exactly as 4 Lane SUPI in 10G Ethernet.



Functional implementation of Quad OC192 mode



Slide no 10

Optical Component Solutions High Performance

NORTEL NETWORKS

- A 16 Lane parallel OC768 interface is proposed which: Conclusions:
- Simplifies PCB trace routing.
- Has large lane to lane skew accommodation.
- Compatible with current CMOS technology.
 - Eliminates timing problems associated with synchronous clocked links.

Motion: to move that 16 Lane SUPI is adopted as the baseline text for development of the SFI-5 specification.



##